UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,956,577 B2

Page 1 of 2

APPLICATION NO. : 10/813184

DATED

: October 18, 2005

INVENTOR(S)

: William Radke and Atif Sarwari

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column, Line	Reads	Should Read
Column 2, Line 14	"space on an graphics"	space on a graphics
Column 3, Line 62	"operator or an"	operator of an
Column 4, Line 33	"a bus interface-200"	a bus interface 200
Column 4, Line 35	"optionally high-speed"	optionally to high- speed
Column 5, Line 3	"is portion"	is a portion
Column 5, Lines 15-16	"techniques well-known"	techniques well known
Column 6, Line 54	"portion of the of the original"	portion of the original
Column 7, Line 4	"with requested data"	with the requested data
Column 8, Line 13	"CAM 350 divided into"	CAM 350 is divided into
Column 8, Line 18	"such as, whether the"	such as whether
Column 9, Line 13	"according the to"	according to the
Column 9, Line 45	"memory address:"	memory address;
Column 10, Line 45	"combined updated first data"	combined first data

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,956,577 B2

Page 2 of 2

APPLICATION NO. : 10/813184

DATED

: October 18, 2005

INVENTOR(S)

: William Radke and Atif Sarwari

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Column 10, Line 65

"(EGG) generator"

--(ECC) generator--

Column 10, Line 67

"EGG"

--ECC--

Column 11, Lines 3, 4, 5,

"EGG"

--ECC--

13, 16, 21 and 34

Column 12, Line 4

"a second memory an

--a second memory

output coupled to the EGC generator"

output coupled to the ECC

generator--

Column 12, Lines 5, 14

and 24

"EGG"

--ECC--

Signed and Sealed this

Nineteenth Day of December, 2006

JON W. DUDAS Director of the United States Patent and Trademark Office